Top-Down Topology-Aware I/O Performance Analysis with Intel[®] VTune[™] Profiler



Ilia Kurakin | <u>ilia.kurakin@intel.com</u> Software Engineer

SPDK, PMDK, Intel[®] Performance Analyzers Virtual Forum

IO-intensive Apps Performance Bottlenecks

Domain	Performance is limited by	How to detect and address	
I/O device bound	device capabilities	Compare experiment with datasheet	NV
Core bound	algorithmic or microarchitectural code issues	Core-centric analyses (hotspots, uarch exploration, threading, Intel® Processor Trace -based,)	SS
Transfer bound	non-optimal interactions between devices and CPU	Developing "uncore"-centric analyses	



This talk focuses on the latter domain, which introduces the most challenging issues weakly covered with easy-to-follow methodologies



Agenda



Architectural Background

Learn more about how I/O traffic is processed on 3rd Generation Intel® Xeon® Scalable Processor



3

Intel® DDIO and MMIO traffic in I/O-intensive Apps

See what microarchitectural issues of Intel[®] Data Direct I/O and Memory-Mapped I/O traffic may take place in I/O-intensive application

Analyzing Platform I/O Performance

Topology-aware top-down platform I/O performance analysis with Input and Output analysis of Intel® VTune™ Profiler



SPDK Statistics Collection

Enhance I/O analysis result with SPDK-level application statistics to have a better view on HW resources utilization by SPDK app

SPDK, PMDK, Intel[®] Performance Analyzers Virtual Forum



Architectural Background

3rd Generation Intel® Xeon® Scalable Processor

Processor is made by Mesh interconnect and units connected by it:

- Cores
 - = execution units + L1 and L2 caches
- Uncore units
 - Slices of shared L3 cache (LLC/SF) with L3 cache controller (CHA)
 - Integrated memory controllers (IMC)
 - Intel[®] Ultra Path Interconnect (**UPI**) controllers
 - Integrated I/O controllers (IIO or M2IOSF)
 interfaces to integrated (e.g. CBDMA) or external PCIe devices

<u>3rd Gen Intel[®] Xeon[®] Processor Scalable Family, Codename</u> <u>Ice Lake, Uncore Performance Monitoring Reference Manual</u>



Integrated I/O Controllers

3rd Generation Intel[®] Xeon[®] Scalable Processor incorporates up to 5 integrated I/O controllers (M2IOSF units) per socket:

- 4 servicing x16 PCle gen 4
- 1 servicing CBDMA and DMI

M2IOSF connects ordered **PCIe domain** to the out-of-order **mesh**:

• M2IOSF translates TLPs to cache line (64B) requests and vice versa



Core/Device Communication Compound

Inbound transactions

initiated by I/O device, target system memory

- Inbound read = I/O device reads the system memory
- Inbound write = I/O device writes the system memory

Outbound transactions

initiated by cores, target I/O device memory

- Outbound read = core reads the memory of I/O device
- Outbound write = core writes the memory of I/O device

driven by Intel[®] Data Direct I/O hardware technology

typically done by **Memory-Mapped I/O** address space accesses

Intel® Data Direct I/O (Intel® DDIO) Details [1/2]

The inbound transactions are routed directly to the local L3 cache:

- Inbound reads are processed without L3 cache allocation
- Inbound writes require a related cache line to be allocated in the L3 and get processed in two phases:

Inbound Write Phase	Details		
1. Get cache line ownership for IIO	Cache line location is tracked through L3 line, therefore L3 allocation is required.		
2. IIO delivers modified data to the L3, releases ownership	This phase is done in different ways <u>depending on chosen config</u> : a. Allocating – data goes to the LLC b. Non-allocating – data goes to the DRAM		

Inbound requests for data lead to L3 cache lookup resulting in L3 hit or miss scenarios.

Intel® Data Direct I/O (Intel® DDIO) Details [2/2]

<u>Following rules</u> apply when platform processes inbound PCIe read and write:

Request	L3 Lookup	Implication
Inbound Read	Hit (good)	The data is read from L3 and sent to the PCIe device
	Miss (bad)	The data is read from the local DRAM or from the remote socket's memory subsystem and sent to the PCIe device
Inbound Write	Hit (good)	The cache line is overwritten with the new data
	Miss (bad)	Some cache line is first evicted. Then, in place of the evicted line, a new cache line is allocated. If the targeted cache line is used remotely, cross-socket accesses are required. Finally, the cache line is updated with the new data.

"DDIO misses" should be avoided for best latency/throughput and not wasting DRAM/UPI traffic and platform power

Memory-Mapped I/O (MMIO) Accesses

MMIO access is a primary mechanism for accessing device memory.

MMIO accesses are quite expensive and should be limited:

Core Operation \rightarrow	IIO Transaction	Cost
MMIO Read	Outbound PCIe Read	Most expensive I/O-related transaction from core perspective, since completion requires round trip to device.
MMIO Write	Outbound PCIe Write	Less costly transaction, but core still needs to get an acknowledge (unless done not through MOVDIR)

Avoid MMIO reads and use <u>tricks</u> to minimize MMIO writes on the data path.

DDIO/MMIO Requests in Storage Apps



Example: app reads from SSD

- 1. Core writes I/O command descriptor and starts polling completion queue element
- 2. Core notifies SSD that new descriptor is available (**Outbound PCIe Write**)
- 3. Device reads descriptor to get buffer address (Inbound PCIe Read)
- 4. Device writes I/O data (Inbound PCIe Write)
- 5. Device writes to the completion queue (Inbound PCIe Write)
- 6. Core detects that completion is updated
- 7. Core moves completion queue tail pointer (Outbound PCIe Write)

SPDK, PMDK, Intel[®] Performance Analyzers Virtual Forum



Performance Analysis

Platform Observability

Thousands of uncore performance monitoring events incorporated in uncore Performance Monitoring Units (PMUs)

- IIO: inbound/outbound read/write bandwidth
- IRP: coherency-related IIO operations
- CHA: mesh and L3 cache controller
- IMC and M2M: memory bandwidth, memory directory access
- UPI: cross-socket traffic



<u>3rd Gen Intel[®] Xeon[®] Processor Scalable Family, Codename</u> <u>Ice Lake, Uncore Performance Monitoring Reference Manual</u>

Intel[®] VTune[™] Profiler builds performance metrics upon uncore performance monitoring events and gives topology-aware top-down view

VTune Profiler Input and Output Analysis

- Provides uncore- and device-centric view to locate performance bottlenecks in I/O-intensive applications at both HW and SW levels
- Two types of metrics:
 - Platform: application-agnostic <u>hardware</u> <u>event-based metrics</u> to analyze DRAM, UPI, PCIe, Intel DDIO, MMIO traffic consumption
 - Software: <u>DPDK</u>, <u>SPDK</u>, <u>kernel I/O</u>
- The full set of Input and Output analysis metrics is available on Intel[®] Xeon[®] processors
- Linux and FreeBSD are supported



Input and Output Analysis: Platform Diagram



Input and Output Analysis: Platform Diagram



Input and Output Analysis: Detailed I/O Metrics

Average DDIO

request latency

Input and Output	Input and Out	out 🔻 🕐	L)		
Analysis Configuration	Collection Log	Summary	Bottom-up	Uncore Event Count	Platform

Result is captured for SPDK bdevperf app (2 cores, 2 SSDs)

- Elapsed Time[®]: 24.761s
- Platform Diagram

O PCIe Traffic Summary



DDIO latency might be elevated due to:

- Miss in the L3 cache resolved by
 - Remote memory/cache accesses
 - Local memory accesses
- CPU/IO conflicts contentions for cache lines between IIO and some other agent (core or another IIO)

Click any metric to get navigated to the per-device view

Input and Output Analysis: Per-Device I/O Metrics

Input and Output	Input and Out	put 🝷 🕐	D							
Analysis Configuration	Collection Log	Summary	Bottom-up	Uncore Ev	vent Count	Platform				
Grouping: Package / M2PC	Cle									
Package / M2PCIe	Inbou	nd PCIe Read,	MB/sec 🔻	>		Inbound PCIe V	Vrite, MB/sec	>>	Outbound PCI	Outbound PC
▼ package_0			143	9.593				1420.394	0.001	6.189
NVMe Datacenter SSD			143	9.590				1420.392	0.000	5.154
ASPEED Graphics Fami	il			0.003		to ovpand		0.002	0.001	1.035
▼ package_1			133	5.909	CLICK	to expand		1294.663	0.001	4.659

1335.909

Ethernet Controller 100			(0.000				0.000	0.000	0.000
11		Ч	Elevate	d read la	tency due to dis	sk throughput c	lose to max	<		
Package / M2PCle	Inbound PCIe Read, MB/sec ▼			«		Inbound PCIe Write, MB/sec			Outbound PCIe	Outbound PCIe
Fackage / MZFCIE	L3 Hit, %	L3 Miss, %	Average Latence	cy.ns	L3 Hit, %	L3 Miss, %	CPU/IO Conflicts, %	Average Latency, ns	Read, MB/sec	Write, MB/sec
package_0	98.467	1.533	59	9.330	100.000	0.000	0.000	89.431	0.001	6.189
NVMe Datacenter SSD	98.468	1.532	59	8.742	100.000	0.000	0.000	89.433	0.000	5.154
ASPEED Graphics Famil	0.000	100.000	31	7.149	0.000	100.000	0.000	17.691	0.001	1.035
▼ package_1	0.000	100.000	62	0.853	0.000	100.000	0.000	163.991	0.001	4.659
NVMe Datacenter SSD	0.000	100.000	62	0.853	0.000	100.000	0.000	163.990	0.000	4.659
Ethernet Controller 100	0.000	100.000	26	2.585	0.000	100.000	0.000	923.716	0.000	0.000

2nd level metrics

In this example, SSD on the socket 1 has 100% DDIO requests missing L3 and higher latency

Me Datacenter SSD

0.000

1294.663

6.189

1.035

4.659

4.659

Input and Output Analysis: Overtime Bandwidth



Input and Output Analysis: Locating MMIO Accesses



device is mapped lead to Outbound PCIe Read/Write transactions respectively. MMIO reads are long-latency loads that are usually used for device configuration. MMIO writes are typically used for doorbells, i.e. updates of tail/head pointers of ring buffers used for core/device communication. For best throughput explore and limit MMIO accesses on the hot path by avoiding MMIO reads and minimizing MMIO writes.

Memory-Mapped PCIe Device / Source Function	Source File	MMIO Reads	MMIO Writes
NVMe Datacenter SSD [3DNAND, Beta Rock Controller] NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4510) (0000:e3:00.0)		10,090	7,800,234
spdk_mmio_write_4	mmio.h	0	7,800,234
spdk_mmio_read_4	mmio.h	10,090	0
NVMe Datacenter SSD [3DNAND, Beta Rock Controller] NVMe Datacenter SSD [3DNAND] SE 2.5" U.2 (P4510) (0000:65:00.0)		13,117 🏲	6,700,201
spdk_mmio_write_4	mmio.h	0	6,700,201
spdk_mmio_read_4	mmio.h	13,117 🏲	0

Input and Output Analysis: Locating MMIO Accesses

	Input and Output Input and Output ▼ ⑦ 11	INTEL VTUNE PROFILER							
	Analysis Configuration Collection Log Summary Bottom-up Uncore Event Count	Platform mm	nio.h ×						
Call stacks	Grouping: Function / Memory-Mapped PCIe Device / Call Stack								
leading to MMIO	Function / Memory-Mapped PCIe Device / Call Stack	MMIO Reads	MMIO Writes 🔻						
reads/writes	spdk_mmio_write_4	0	13,100,393						
, ,	NVMe Datacenter SSD [3DNAND, Beta Rock Controller] NVMe Datacenter SSD [3DNANI]	0	7,000,210						
	▶ < nvme_pcie_qpair_ring_cq_doorbell ← nvme_pcie_qpair_process_completions	0	7,000,210						

Analysis Config	uration Collection Log Summary Bottom-up Uncore Event Count Platform	mmio.h ×	
Source	Assembly		
Source Line 🔺	Source	MMIO Writes: Total	MMIO Writes: Self
90	static inline void		MMO reade/writes
91	<pre>spdk_mmio_write_4(volatile uint32_t *addr, uint32_t val)</pre>		Minimo reads/writes
92	{		at the source level
93	<pre>spdk_compiler_barrier();</pre>		
94	> *addr = val;	90.3%	13,100,393
95	}		
		I	

Input and Output Analysis: <u>SPDK Metrics</u>

SPDK app

throughput

- VTune statistics collection is integrated into SPDK
- Enable it by adding
 - --with-vtune=<VTUNE_DIR>
 configuration option

SPDK Device: bdev_Nvme1n1_0x55daa040a090 ~ SPDK Throughput Histogram

Explore an over-time distribution of the throughput utilization by IO operations for the selected SPDK device

SPDK Info

Reads: 8,218,412
 Read Bytes: 67325.2 MB
 Writes: 8,219,172
 Written Bytes: 67331.5 MB
 SPDK Effective Time [®]: 17.551s

Operations with the break down by block device / thread, overtime charts are available

SPDK operation

SPDK Device: bdev_Nvme1n1_0x55daa040a090 ~

SPDK Latency Histogram

Joint exploration of API and platform level metrics gives a better view on how workload utilizes hardware resources

SPDK and Platform Metrics Correlation

Input and OutputInput and OutputInput and OutputAnalysis ConfigurationCollection LogSummary

Elapsed Time[®]: 24.740s

Platform Diagram

PCIe Traffic Summary

Inbound PCIe Read, MB/sec ^③: 47.547
 Inbound PCIe Write, MB/sec ^③: 4,859.993
 Outbound PCIe Read, MB/sec ^③: 0.002 [▶]
 Outbound PCIe Write, MB/sec ^③: 4.720

MMIO Access

SPDK Info

\odot	Reads:	14,691,281
\odot	Read Bytes:	120351 MB
\odot	Writes:	0
\odot	Written Bytes:	0 MB
\odot	SPDK Effective Time ⁽²⁾ :	12.103s

Example: MMIO Accesses per IOP

App makes pure disk reads from random addresses

MMIO Write Bytes per SPDK Read = Outbound PCIe Write [MB/sec] · 10⁶ · Elapsed Time [sec] SPDK Reads

\approx 8B for this example

Does this match core/device communication model of the workload under analysis? In this case – yes:

- For each IOP app makes two doorbells to Submission and Completion queues
- The doorbell register size is 4B

Advanced Analysis

- See a detailed view on <u>analyzing raw events</u>
- <u>Customize</u> Input and Output analysis by adding more uncore performance monitoring events
- Get a per-device view for events when applicable

Input and Output	nput and	Output 🝷 💿			INTEL VTU
Analysis Configuration C	Collection L	og Summary Bottom-up	Uncore Event Count	Platform	
Grouping: Package / IO Unit	t	✓	Uncore Events		
			L	Incore Event Type	Uncore Event Count
Package / IO Unit	[UNIT5]	UNC_IIO_COMP_BUF_INSER	UNC_IIO_COMP_BUF	[INSERTS.CMPD.PART3[UNIT4]	14,279,383
▼ package_1	0		UNC_IIO_COMP_BUF	OCCUPANCY.CMPD.PART3[UNIT4]	2,577,623,802
▶ [Unknown]	0		UNC IIO DATA REO	BY CPU.MEM WRITE.PART3[UNIT4]	14,563,339
Ethernet Controller 10G	0				1,000,007
NVMe Datacenter SSD	0		UNC_IIO_DATA_REQ_	OF_CPU.CMPD.PART3[UNIT4]	1,561
package_0	0		UNC_IIO_DATA_REQ_	_OF_CPU.MEM_READ.PART3[UNIT4]	146,722,700

SPDK, PMDK, Intel[®] Performance Analyzers **Virtual Forum**